Registered 2012-04-19 by Richard Leys

FSMDesigner from CAG@Uni Heidelberg

FSMDesigner is a C++ based implementation for a Finite State Machine (FSM) design tool with integrated Hardware Description Language (HDL) generation. FSMDesigner uses the Simple-Moore FSM model guaranteeing efficient fast complex control circuits.

Project information

Maintainer:
Richard Leys
Driver:
Richard Leys
Development focus:

5.2 series 

lp:fsmdesigner 
Browse the code

Programming Languages:
C++
Version control system:
Bazaar
Licences:
Creative Commons - Attribution Share Alike

RDF metadata

View full history Series and milestones

FSMDesigner 5.2 series is the current focus of development

Get Involved

Downloads

Latest version is 5.2.0
released on 2012-08-16

All downloads

Announcements