Registered
by
Iztok Jeras
fast free Verilog simulator
This project was created to contain a copy of the Verilator GIT repository, it is intended for a daily build receipt.
Project information
- Maintainer:
- Iztok Jeras
- Driver:
- Not yet selected
- Licence:
- Artistic Licence 2.0, GNU LGPL v3
View full history Series and milestones
Loading graph...
trunk series is the current focus of development.
All packages Packages in Distributions
-
verilator source package in Xenial
Version 3.874-1 uploaded -
verilator source package in Trusty
Version 3.856-1 uploaded -
verilator source package in Precise
Version 3.832-1 uploaded -
verilator source package in Oracular
Version 5.024-1 uploaded -
verilator source package in Noble
Version 5.020-1 uploaded