After some discussion on mattermost, we've agreed the additional Machine entry should be sufficient to proceed with RISC-V on QEMU for now; I'll upload a fix for this in a mo.
After some discussion on mattermost, we've agreed the additional Machine entry should be sufficient to proceed with RISC-V on QEMU for now; I'll upload a fix for this in a mo.