yosys-abc binary package in Ubuntu Noble ppc64el
ABC is a system for synthesis and verification of binary sequential logic
circuits appearing in synchronous hardware designs. It combines scalable
logic optimization based on And-Inverter Graphs (AIGs), optimal-delay
DAG-based technology mapping for look-up tables and standard cells, and
innovative algorithms for sequential synthesis and verification.
.
This is a fork of berkeley-abc maintained by the YosysHQ team for use in
the yosys RTL synthesis framework.
Publishing history
Date | Status | Target | Component | Section | Priority | Phased updates | Version | ||
---|---|---|---|---|---|---|---|---|---|
2024-04-03 13:11:29 UTC | Published | Ubuntu Noble ppc64el | release | universe | electronics | Optional | 0.33-5build2 | ||
|
|||||||||
Deleted | Ubuntu Noble ppc64el | proposed | universe | electronics | Optional | 0.33-5build2 | |||
|
|||||||||
2024-04-06 12:10:12 UTC | Deleted | Ubuntu Noble ppc64el | updates | universe | electronics | Optional | 0.33-5 | ||
|
|||||||||
2024-04-03 13:24:57 UTC | Superseded | Ubuntu Noble ppc64el | release | universe | electronics | Optional | 0.33-5build1 | ||
|
|||||||||
2024-04-04 18:10:15 UTC | Deleted | Ubuntu Noble ppc64el | proposed | universe | electronics | Optional | 0.33-5build1 | ||
|
|||||||||
2024-03-15 19:15:01 UTC | Superseded | Ubuntu Noble ppc64el | proposed | universe | electronics | Optional | 0.33-5 | ||
|